NXP Semiconductors /LPC11Axx /IOCON /RESET_PIO0_0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RESET_PIO0_0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RESET)FUNC0 (INACTIVE_NO_PULL_DO)MODE 0 (DISABLE_)HYS 0 (INPUT_NOT_INVERTED_)INV 0RESERVED 0 (SLOW)SLEW 0 (DISABLE_)OD 0RESERVED

FUNC=RESET, MODE=INACTIVE_NO_PULL_DO, OD=DISABLE_, INV=INPUT_NOT_INVERTED_, HYS=DISABLE_, SLEW=SLOW

Description

I/O configuration register for pin RESET/PIO0_0

Fields

FUNC

Selects pin function for pin RESET/PIO0_0

0 (RESET): External reset input with fixed 20 ns glitch filter: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.

1 (PIO0_0): General purpose digital input/output pin.

MODE

Selects function mode (on-chip pull-up/pull-down resistor control).

0 (INACTIVE_NO_PULL_DO): Inactive (no pull-down/pull-up resistor enabled).

1 (PULL_DOWN_RESISTOR_E): Pull-down resistor enabled.

2 (PULL_UP_RESISTOR_ENA): Pull-up resistor enabled.

3 (REPEATER_MODE_): Repeater mode.

HYS

Hysteresis.

0 (DISABLE_): Disable.

1 (ENABLE_): Enable.

INV

Invert input

0 (INPUT_NOT_INVERTED_): Input not inverted (HIGH on pin reads as 1, LOW on pin reads as 0).

1 (INPUT_INVERTED_HIGH): Input inverted (HIGH on pin reads as 0, LOW on pin reads as 1).

RESERVED

Reserved.

SLEW

Driver slew rate

0 (SLOW): Slow. More outputs can be switched simultaneously.

1 (FAST): Fast.

OD

Open-drain mode.

0 (DISABLE_): Disable.

1 (OPEN_DRAIN_MODE_ENAB): Open-drain mode enabled. This is not a true open-drain mode. Input cannot be pulled up above VDD.

RESERVED

Reserved.

Links

()